登录
首页 » VHDL » Verilog代码为3位序列检测器

Verilog代码为3位序列检测器

于 2022-02-16 发布 文件大小:500.17 kB
0 158
下载积分: 2 下载次数: 1

代码说明:

verilog code for 3 bit sequence detector

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 本教程介绍了如何与IO设备在DE2板和H.
    This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
    2022-01-31 07:25:53下载
    积分:1
  • alu
    Vhdl code for aarithmetic logic unit
    2017-07-08 20:54:33下载
    积分:1
  • High
    高速多通道crc实现,可以并行实现5个通道数据的校验,支持10GB以太网标准-High-speed multi-channel crc implementation, can be achieved in parallel 5-channel data validation, support for 10GB Ethernet standard
    2022-07-18 13:13:37下载
    积分:1
  • 两个加法器和乘法器与并行处理的使用…
    利用两个加法器和两个乘法器一起并行处理来实现
    2022-05-28 05:02:29下载
    积分:1
  • webserver_c3
    The term web server can refer to either the hardware (the computer) or the software (the computer application) that helps to deliver web content that can be accessed through the Internet.(web server)
    2014-03-23 20:00:14下载
    积分:1
  • VHDL USB2.0接口源码,内有说明,详细.
    VHDL USB2.0接口源码,内有说明,详细.-VHDL USB2.0 interface source code, which is described in detail.
    2022-04-29 19:53:42下载
    积分:1
  • 256 点 FFT 实现的设计与实现
    实施256点,
    2023-04-02 01:20:04下载
    积分:1
  • VHDL实现led灯的动态扫描,主要对CLK进行分频
    VHDL实现led灯的动态扫描,主要对CLK进行分频-VHDL realization led lamp dynamic scan, the main points of the CLK to the frequency
    2023-03-21 08:35:04下载
    积分:1
  • freeDev数字应用开发板中的VGA控制器的IP核的verilog实现
    freeDev数字应用开发板中的VGA控制器的IP核的verilog实现-freeDev digital application development board of the VGA controller IP core implementation of the verilog
    2022-03-01 11:34:28下载
    积分:1
  • U_XMIT
    8位并行转穿行发送程序,波特率可自行设置,经检验有实用效果(8-bit parallel transfer walk through the sending program, the baud rate can be set up their own practical effect inspection)
    2013-03-15 19:05:49下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载