登录
首页 » VHDL » ADC VHDL 代码

ADC VHDL 代码

于 2022-02-24 发布 文件大小:332.76 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

使用VHDI Dispaly字符。显示了一个模拟的正常工作的LCD控制器硬件实现。这种模拟演示了不同的状态机协同工作的方式。作为初始化序列完成时,主状态机的命令的状态开始。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • A simple sequential lights
    A simple sequential lights
    2022-08-17 06:37:02下载
    积分:1
  • EP1C6_EP1C12核心板原理图,方便自己动手做板学习FPGA
    EP1C6_EP1C12核心板原理图,方便自己动手做板学习FPGA-EP1C6_EP1C12 core board schematics, do-it-yourself to do to facilitate learning FPGA board
    2022-07-11 04:51:07下载
    积分:1
  • MID_FILTER
    中值滤波算法的verilog实现,可用于相关算法在基于FPGA的嵌入式图像处理系统中。(Median filtering algorithm verilog realization available FPGA-based embedded image processing system.)
    2015-03-16 19:36:18下载
    积分:1
  • 单片机与FPGA串行通信的源代码,非常实用哦
    单片机与FPGA串行通信的源代码,非常实用哦-Single-chip serial communication with the FPGA source code, very useful Oh
    2022-01-31 08:59:52下载
    积分:1
  • this project is based on jk and t flip flop using vhdl.this is the 100 correct...
    this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. -this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.
    2022-03-24 10:20:34下载
    积分:1
  • fskcodec
    FSK编码器和译码器,有需要的朋友可以看看!(FSK encoder and decoder, there is a need friends can see!)
    2014-08-11 21:12:06下载
    积分:1
  • 可综合的Verilog语法和语义,从大学教师cambri…
    《可综合的Verilog语法》国外著名大学老师编写,对于理解verilog HDL文件的可综合与不可综合会有帮助。-synthesizable Verilog syntax and semantics,by teachers from university of Cambridge,It is userful for verilog HDL design.
    2022-03-31 07:34:29下载
    积分:1
  • vhdl描写的通用异步改进dram控制器,经过编译器综合和仿真测试,符合设计要求。...
    用vhdl描写的通用异步改进dram控制器,经过编译器综合和仿真测试,符合设计要求。-Using VHDL description Universal Asynchronous improved dram controller, through an integrated compiler and simulation testing, in line with the design requirements.
    2022-04-19 09:59:57下载
    积分:1
  • VHDL实现交通灯
    VHDL实现交通灯-VHDL traffic lights
    2022-04-07 20:09:13下载
    积分:1
  • altera 公司的15IP源码 亲自测试还不错 有DIV, CONTER
    altera 公司的15IP源码 亲自测试还不错 有DIV, CONTER-ALTERA the 15IP source personally tests are also good DIV, CONTER
    2022-03-13 02:56:46下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载