登录
首页 » VHDL » 基于DE2-70开发板的VGA接口实现程序

基于DE2-70开发板的VGA接口实现程序

于 2022-03-12 发布 文件大小:7.49 MB
0 129
下载积分: 2 下载次数: 1

代码说明:

基于DE2-70开发板的VGA接口实现程序,可在VGA屏幕上显示800*600分辨率的图像,刷新频率60Hz

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • this a spartan 3E base project file. this is the project of game in which vga...
    this a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.-this is a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.
    2023-07-29 01:40:03下载
    积分:1
  • sawtooth-waveform
    在FPGA中产生的频率可调的锯齿波型信号发生器(The frequency of the FPGA to generate the sawtooth waveform signal generator adjustable)
    2011-08-01 08:54:11下载
    积分:1
  • 千年工具大全
    说明:  千年服务端修改工具,千年db数据在线修改(Millennium server modification tool Millennium server modification tool)
    2020-07-07 15:58:57下载
    积分:1
  • gmii_tx_mac
    实现千兆以太网数据发送,通过GMII接口向PHY写数据,控制PHY发送数据。(Implementation of Gigabit Ethernet data transmission, write data to the PHY through the GMII interface, control PHY data.)
    2013-08-08 15:24:43下载
    积分:1
  • Copy
    this file describes the steps in building a fifo buffer module in verilog hdl and programming them on an fpga device
    2020-06-21 21:00:02下载
    积分:1
  • hls_bluebook
    非常好的catapult学习书, catabult 可用于高级综合,由c产生vhdl/verilog(very nice book for catabult study)
    2011-08-18 16:15:08下载
    积分:1
  • zong
    说明:  quartusII 9.1,位同步提取电路,可以实现位同步时钟提取,其中包括分频器,和由D触发器以及与门组成的鉴相器模块。(Quartus II 9.1, bit synchronous extraction circuit, can realize bit synchronous clock extraction, including frequency divider, phase discriminator module composed of D trigger and and gate.)
    2020-01-11 13:40:31下载
    积分:1
  • 8bit-cpu
    VHDL由简单存储器,计数器等搭建最终实现8位的cpu设计(VHDL realization 8 of cpu design)
    2015-10-16 14:26:34下载
    积分:1
  • LatticeECP3_SERDES_PCS_使用指南
    LatticeECP3 SERDES/PCS 使用指南(LatticeECP3 SERDES/PCS usage guide)
    2017-06-13 13:57:27下载
    积分:1
  • mydesign
    基于FPGA的直接序列扩频发射机的设计与仿真。实验中以QuartusII 7.2 为设计和仿真工具, 各模块采用Verilog HDL设计并封装,顶层使用图形设计方式,最后得到的仿真结果使用Matlab描点来绘制出波形。 (FPGA-based direct sequence spread spectrum transmitter of the design and simulation. Experiment to QuartusII 7.2 for the design and simulation tools, the module using Verilog HDL to design and package, the top-level use of graphic design, and finally the simulation results obtained using the Matlab description points to draw waveforms.)
    2009-06-30 13:18:09下载
    积分:1
  • 696518资源总数
  • 106242会员总数
  • 10今日下载