登录
首页 » VHDL » RS232 data transmitter, suitable for beginners VHDL reference

RS232 data transmitter, suitable for beginners VHDL reference

于 2022-03-15 发布 文件大小:4.31 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

RS232数据发送器,适合于VHDL的初学者参考-RS232 data transmitter, suitable for beginners VHDL reference

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这个信息有100个实例,是一个很好的学习参考。对于那些水
    本资料中有100个vhdl的例子,是很好的学习参考资料。对于学习vhdl的人来说是很有用的。-This information has 100 vhdl example, is a good learning reference. For those who learn vhdl is very useful.
    2022-01-23 10:02:48下载
    积分:1
  • DDS_Power
    FPGA上的VERILOG语言编程。通过查找表实现直接数字频率合成。在主控部分通过键盘选择正弦波,方波,三角波,斜波,以及四种波形的任意两种的叠加,以及四种波形的叠加;通过控制频率控制字C的大小,以控制输出波形频率,实现1Hz的微调;通过地址变换实现波形相位256级可调;通过DAC0832使波形幅值256级可调;通过FPGA内部RAM实现波形存储回放;并实现了每秒100HZ扫频。(FPGA on the verilog language programming. Lookup table through direct digital frequency synthesis. In part through the control of the keyboard to choose sine, square, triangle wave, sloping wave, and four arbitrary waveform two superposed and the stack of four waveform; by controlling the frequency control word on the size, in order to control the output waveform frequency, 1 Hz to achieve the fine-tuning; Address transform through waveform phase adjustable 256; DAC0832 so through waveform amplitude adjustable 256; FPGA through internal RAM to the waveform storage intervals; and achieve a 100 per second sweep 9999.)
    2007-04-17 23:43:32下载
    积分:1
  • complex_timing_by_Primetime
    用PrimeTime的技巧,解决复杂时钟问题。(The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!)
    2012-08-05 19:07:47下载
    积分:1
  • 计数器的VHDL代码
    这是VHDL中计数器的代码。
    2022-07-14 16:48:21下载
    积分:1
  • Verilog entry basis, as well as introduce a simple programming, verilog in recen...
    verilog入门基础以及简单编程介绍,verilog是近几年发展迅速的一门硬件语言-Verilog entry basis, as well as introduce a simple programming, verilog in recent years the rapid development of a hardware language
    2023-01-25 17:05:04下载
    积分:1
  • 3he11
    产生SH,SP,RS,SP,φ1,φ2驱动脉冲,用于驱动TCD1501的的源代码(To generate SH, SP, RS, SP, φ1, φ2 drive pulse for driving TCD1501 source code)
    2013-05-15 20:50:30下载
    积分:1
  • VHDL_example_100
    本书通过100个实例,详细介绍便件描述语言vHDL的各种语法现象及其在专用集成电路(AHc)设计蝴还中的使用方法。(the book through one hundred examples, it detailed description language vHDL pieces of the phenomenon and its various grammatical in ASIC (AHc) were also designed butterfly The usage.)
    2007-03-25 09:57:05下载
    积分:1
  • pngenerator
    pngenerator的vhdl代码。我们可以在cdma的fpga实现中使用它;
    2022-10-01 04:45:03下载
    积分:1
  • S03_基于ZYNQ的DMA与VDMA的应用开发
    VIVADO dma以及vdma 使用文档 基于ZYNQ 7020(vivado DMA&VDMA example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • FPGA
    fpga 设计全攻略,很好的fpga入门提高资料(the fpga design Raiders, good fpga the Getting Started improve data)
    2012-12-09 19:03:23下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载