登录
首页 » VHDL » vhdl子程序,本人收集的,比较常用的代码

vhdl子程序,本人收集的,比较常用的代码

于 2022-04-14 发布 文件大小:42.48 kB
0 40
下载积分: 2 下载次数: 1

代码说明:

vhdl子程序,本人收集的,比较常用的代码-VHDL subprogram, I collected to compare commonly used code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FDMA
    实现FDMA的仿真,3路输入信号,FFT输出(FDMA simulation input signal, FFT output)
    2020-11-12 20:49:43下载
    积分:1
  • pgaasm
    is61lv25616简单的verilog程序,完成sram读写 主要是基于FPGA(EP2C8Q208I8)下的SRAM驱动(1lv25616 simple verilog program, complete sram read and w1lv25616 simple verilog program, complete sram read)
    2017-06-19 13:08:08下载
    积分:1
  • Desktop
    qpsk的fpga实现,包含调制和解调部分,使用verilog语言(FPGA implementation of QPSK)
    2019-03-16 02:52:26下载
    积分:1
  • ADC_TCL5510-verilog
    verilog 驱动TLC5510代码,TLC5510是高速的AD,可达20MHz(verilog code driven TLC5510, TLC5510 is a high-speed AD, up to 20MHz)
    2020-08-13 21:28:29下载
    积分:1
  • unishift
    An universal shift register performs the following tasks load, right shift ,left shift and parallel load as the selection inputs are 00,01,10,11 respectively. Such a register is implemented here in Quartus.
    2009-09-24 18:56:48下载
    积分:1
  • QuartusII brochure+ Chinese version of the manual is aimed at readers of Quartus...
    QuartusII简介手册+中文版 本手册针对的读者是 Quartus II 软件的初学者,它概述了可编程逻辑设计中 Quartus II 软件的功能。 不过,本手册并不是 Quartus II 软件的详尽参考手 册。 相反,本手册只是一本指导书,它解释软件的功能以及显示这些功能如 何帮助您进行 FPGA 和 CPLD 设计。-QuartusII brochure+ Chinese version of the manual is aimed at readers of Quartus II software for beginners, it provides an overview of programmable logic design in Quartus II software. However, this manual is not the Quartus II software, a detailed reference manual. Instead, this manual is a guide book, which explained the functions of the software and show how these features help you to FPGA and CPLD design.
    2022-07-12 19:32:51下载
    积分:1
  • 用VHDL语言实现的ARM处理器的标准内核的源代码程序,可在重用...
    用VHDL语言实现的ARM处理器的标准内核的源代码程序,可在重用-use of the VHDL standard ARM processor core source code procedures, the reuse
    2023-06-17 04:15:04下载
    积分:1
  • zw222
    ZardWars Files ------------------------------
    2014-03-20 01:43:16下载
    积分:1
  • Quartus中实现的DDS 使用的是altera提供的IP core
    Quartus中实现的DDS 使用的是altera提供的IP core-DDS achieved Quartus using IP core provided by altera
    2022-07-12 10:39:19下载
    积分:1
  • verilog-learning-of-HuaWei
    华为公司学习verilog的资料,绝密资料,想学习verilog编程,想学习FPGA,想以后进华为公司的都可以看看。(Huawei learning verilog information, confidential information, want to learn verilog programming, want to learn FPGA, think later into the Huawei can see.)
    2013-07-23 14:48:30下载
    积分:1
  • 696524资源总数
  • 103848会员总数
  • 55今日下载