登录
首页 » VHDL » 这是我用vhdl语言,在fpga内部做了一个双口ram的程序。我的邮箱:wleechina@163.com...

这是我用vhdl语言,在fpga内部做了一个双口ram的程序。我的邮箱:wleechina@163.com...

于 2022-05-06 发布 文件大小:2.70 MB
0 104
下载积分: 2 下载次数: 1

代码说明:

这是我用vhdl语言,在fpga内部做了一个双口ram的程序。我的邮箱:wleechina@163.com-This is the language I used vhdl in fpga done an internal dual-port ram procedures. My mail : wleechina@163.com

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • N-bits-by-M-bits
    这是一个verilog代码实现的常用乘法器。设计的是通用N比特乘M比特的二进制乘法器(This is a common multiplier verilog code. Design of a generic N bits by M bits of the binary multiplier)
    2013-10-05 19:44:52下载
    积分:1
  • 免费8051核心上传
    Free 8051 core upload
    2022-02-21 19:18:14下载
    积分:1
  • In the Altera chip 2C35F672 platform FFT procedures DSPBuilder5.0, generated Ver...
    在Altera芯片2C35F672平台上的FFT程序,采用DSPBuilder5.0,生成Verilog文件。开发环境:QuartusII5.0。-In the Altera chip 2C35F672 platform FFT procedures DSPBuilder5.0, generated Verilog file. Development Environment: QuartusII5.0.
    2022-03-16 05:08:13下载
    积分:1
  • VHDL_course
    VHDL实用教程,详细介绍VHDL语法、开发环境、应用实例等。。。(VHDL course)
    2021-04-01 13:29:08下载
    积分:1
  • ram
    代码实现了一个由32位寄存器组成的寄存器组,并有多个控制输入和两个输出,方便使用。(The code implements a 32-bit register consisting of registers, and there are multiple control inputs and two outputs, easy to use.)
    2009-10-23 16:09:44下载
    积分:1
  • verilog HDL语言,对于超大规模集成电路开发学习非常有好处
    verilog HDL语言,对于超大规模集成电路开发学习非常有好处-verilog HDL language, for ultra-large-scale integrated circuits are very beneficial to the development of learning
    2022-12-28 13:40:09下载
    积分:1
  • emif_tt
    实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
    2020-12-04 15:59:23下载
    积分:1
  • shift_reg
    Shift reg in vhdl, a first example to start
    2011-03-27 10:35:25下载
    积分:1
  • 445.FPGA CNN
    说明:  vhdl cnn 您的帐号尚未开通,请上传编程资料开通或在线付费马上开通(vhdl cnnCategory: verilog All Download: FPGA_Based_CNN-master.zipSize:2.30 MB FavoriteFavorite Preview code View comments Description family:-app...)
    2020-02-08 11:45:08下载
    积分:1
  • Digital-clock
    数字时钟6位数码管显示。主要器件为74ls48和74ls160 /74ls161。功能:1.显示时、分、秒。2. 可以24小时制或12小时制。3. 具有校时功能(Digital clock six digital tube display. Main components of 74ls48 and 74ls160/74ls161. Features: 1. Shows hours, minutes, seconds. (2) a 24-hour or 12-hour clock. 3 a school function)
    2013-07-18 18:11:44下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载