登录
首页 » VHDL » 这是一个简单的除法器(32bit/16bit),采用移位相减法

这是一个简单的除法器(32bit/16bit),采用移位相减法

于 2022-07-06 发布 文件大小:835.00 B
0 119
下载积分: 2 下载次数: 1

代码说明:

这是一个简单的除法器(32bit/16bit),采用移位相减法-This is a simple divider (32bit/16bit), using phase shift subtraction

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • regress-900055
    The Date prototype object is itself a Date object (its [[Class]] is "Date") whose value is NaN.
    2013-12-27 00:29:58下载
    积分:1
  • VHDL tutorial for self studying
    VHDL tutorial for self studying
    2022-08-16 11:48:34下载
    积分:1
  • cadence verilog reference
    cadence verilog reference
    2022-04-20 18:08:11下载
    积分:1
  • hssdrc IP核的可配置的通用SDRAM控制器的自适应银行…
    HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License
    2022-09-20 22:10:03下载
    积分:1
  • OFDM-Verilog
    基于FPGA的OFDM的实现,Verilog语言。(OFDM based on FPGA,by Verilog)
    2021-02-03 20:59:58下载
    积分:1
  • 基于FPGA的1024点流水线工作方式的FFT实现,适合fpga的技术人员做信号处理参考...
    基于FPGA的1024点流水线工作方式的FFT实现,适合fpga的技术人员做信号处理参考-FPGA based on the work of the 1024-point pipelined FFT approach the realization of the technical staff for doing fpga signal processing reference
    2022-12-04 23:40:03下载
    积分:1
  • 步进电机位置系统 步进电机位置系统block symbol file 步进电机位置系统的Verilog HDL程序设计 已编译通过
    步进电机位置系统 步进电机位置系统block symbol file 步进电机位置系统的Verilog HDL程序设计 已编译通过-Stepper motor stepper motor position location system system block symbol file location stepper motor system Verilog HDL program design has been compiled through
    2022-04-25 13:54:32下载
    积分:1
  • cfft_control
    vhdl code for cyclic cfft control
    2011-04-05 14:42:09下载
    积分:1
  • ModelSim_
    FPGA编写环境,具有仿真容易,软件内存小的特点(FPGA authoring environment, with easy simulation software features small memory)
    2013-07-24 19:20:57下载
    积分:1
  • Verilog_add_div_multi_exp
    使用verilog写的32位浮点数加法模块、浮点数乘法模块、浮点数除法模块、浮点数指数模块。指数模块是综合前面三个例化成泰勒级数求指数,迭代次数(可设置)决定了精度。(Use verilog write 32-bit floating-point addition module, floating-point multiplication module, floating-point division module, the floating point number index module.Index module is a comprehensive index of the front three cases into Taylor series for calculating index, the number of iterations can be set to determine the precision)
    2020-12-18 09:49:10下载
    积分:1
  • 696518资源总数
  • 106182会员总数
  • 24今日下载