登录
首页 » VHDL » FPGA

FPGA

于 2023-06-23 发布 文件大小:339.59 kB
0 104
下载积分: 2 下载次数: 1

代码说明:

基于fpga的多功能电子钟的设计非常使用希望对大家有帮助啊-FPGA-based multi-functional electronic clock design to use would like to help everyone ah

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HDL的例子源代码2 / 5
    HDL example source code 2/5 dff_en
    2022-03-11 07:20:08下载
    积分:1
  • RS-422standardmodulev2
    rs422标准通讯模块 异步收发 verilog语言编写(rs422 standard communication module asynchronous receiver verilog language)
    2013-12-23 14:14:18下载
    积分:1
  • 实用的程序代码,希望对大家有用,已经调试通过
    实用的程序代码,希望对大家有用,已经调试通过-Practical program code, in the hope that useful to everybody, has debugging through
    2022-11-18 11:00:04下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • Interpolation-in-Digital-Modems
    Farrow 滤波器设计经典文章,作者是:FM.Gardner,farrow滤波器设计的始祖,经典值得推荐!(两篇文章)(Farrow filter design classic article, the author is: FM.Gardner, farrow filter design ancestor, classic worth recommending! (Two articles))
    2013-11-15 17:57:22下载
    积分:1
  • 这是一本关于VHDL编程的书籍,网上突然发现的,相信对相关人员会有所用途....
    这是一本关于VHDL编程的书籍,网上突然发现的,相信对相关人员会有所用途.-This is a book on VHDL programming, on-line suddenly found, I believe that the relevant staff will be use.
    2023-02-06 08:50:07下载
    积分:1
  • Three-Pulse-VSR-
    对三相电压型逆变器的数学模型进行了详细的数学推导,简单容易理解(Three-phase voltage inverter for the mathematical model of a detailed mathematical derivation is simple and easy to understand)
    2011-08-14 22:30:28下载
    积分:1
  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • 一个以太网卡的硬件描述,可以参考进行设计网卡芯片。
    一个以太网卡的硬件描述,可以参考进行设计网卡芯片。-an Ethernet card hardware description, reference card chip design.
    2023-08-18 05:00:03下载
    积分:1
  • Verilog
    Verilog经典教程,很好的学习Verilog的书籍,对学习硬件编程很有帮助。(Verilog classic handbook, good learning Verilog books, to learn hardware programming helpful.)
    2013-08-19 11:02:51下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载