-
It s a 8051 VHDL source code issued by Original.
它是一个8051 VHDL源代码发布的原创。
- 2022-06-17 06:19:21下载
- 积分：1
-
Uses Verilog the HDL design, obtains the realization basis on
the palm space int...
采用Verilog HDL设计,在掌宇智能开发板上得到实现
根据抢答器的原理，整个电路可划分为三部分：采样电路、门控电路和译码电路- Uses Verilog the HDL design, obtains the realization basis on
the palm space intelligence development board to snatch the answering
principle, the entire electric circuit may divide is three parts: The
sampling electric circuit, the gate control the electric circuit and
the decoding circuit
- 2022-03-16 23:36:15下载
- 积分：1
-
Verilog代码转换到AHB总线APB
verilog code for apb to ahb convert
- 2023-04-27 12:35:03下载
- 积分：1
-
hdb3_VHDL
hdb3 using language VHDL(Indoor using VHDL language)
- 2020-12-01 20:19:27下载
- 积分：1
-
802.1as
802.1as gptp标准包解析verilog模块。用于实现EAVB协议的重要部分。(802.1as gptp verilog module, part of EAVB procotol)
- 2017-02-07 15:16:39下载
- 积分：1
-
all clock
说明： 数字钟通过verilog实现，并且支持Modelsim仿真(The digital clock is implemented by Verilog and supports Modelsim simulation)
- 2020-06-18 05:00:01下载
- 积分：1
-
这是用VHDL实现的8位加法器，对新手有点帮助。
这是用VHDL实现的8位加法器，对新手有点帮助。-This is achieved using VHDL adder 8, a little help to novices.
- 2022-07-20 21:54:41下载
- 积分：1
-
based-on-fpga
基于fpga的电子血压计。pdf文档，好用，内容清楚简单，转载而来(Electronic sphygmomanometer based on fpga)
- 2013-12-05 10:57:22下载
- 积分：1
-
DAC1220verilog代码
FGAP控制模拟量输出芯片DAC8812(FGAP control analog output chip DAC8812)
- 2018-05-25 13:29:59下载
- 积分：1
-
VHDL version of the C8051 core (C8051). Evatronix company s IP core
VHDL版的C8051核(C8051).evatronix公司的IP核-VHDL version of the C8051 core (C8051). Evatronix company s IP core
- 2022-09-22 12:10:03下载
- 积分：1
