登录
首页 » VHDL » 可编程逻辑设计快速入门指南从西林有限

可编程逻辑设计快速入门指南从西林有限

于 2022-03-19 发布 文件大小:2.73 MB
0 148
下载积分: 2 下载次数: 1

代码说明:

Programmable Logic Design Quick Start Guide from Xilin Co.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SDRAM
    基于fpga与verilog语言的的sdram读写(SDRAM reading and writing based on FPGA and Verilog language)
    2018-01-16 11:24:03下载
    积分:1
  • vhdl描述的显示代码 maxplus2开发环境
    vhdl描述的显示代码 maxplus2开发环境-VHDL description of the display code development environment maxplus2
    2022-07-25 04:14:57下载
    积分:1
  • VHDLcoding
    本文件时VHDL的各种编写规范,有助于开发者在平时养成好的编码习惯(This document, the various write VHDL specification, helps developers to develop good coding habits in peacetime)
    2009-11-20 11:44:58下载
    积分:1
  • BLAST_QR1
    MIMO系统采用QR检测算法的MATLAT仿真程序(mimo qr)
    2009-07-15 08:09:01下载
    积分:1
  • This an interpolating by 2 half
    This an interpolating by 2 half-band filter with 79 taps (40 none-zero coefficients).
    2022-03-06 22:11:21下载
    积分:1
  • 各种基础module打包下载全集
    例如分频器,alu,ram的verilog实现(The implementation of divider, alu, ram etc. in verilog)
    2020-10-12 23:37:32下载
    积分:1
  • BPSK
    先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • matlab程序
    说明:  OFDM信号的发送与接收 ,需要自取。时域图,模糊图,削峰。(Sending and receiving of OFDM signal)
    2020-12-17 12:56:10下载
    积分:1
  • mux_16bit_sign
    16位有符号和无符号乘法器FPGA源代码(16-bit signed and unsigned multiplier FPGA source code)
    2016-05-09 21:48:03下载
    积分:1
  • adc
    采用quartus的数模转换模块,RTL电路图(DAC module, RTL circuit diagram)
    2018-08-27 11:09:01下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载