登录
首页 » VHDL » ROM建立平方电路

ROM建立平方电路

于 2022-08-07 发布 文件大小:1.00 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

A ROM to build a squaring circuit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • a program which divides the clock by 3
    a program which divides the clock by 3
    2022-01-25 14:21:33下载
    积分:1
  • 官方的RS232例程详细Altera非常实用
    altera 官方rs232例程 很详细很实用-official rs232 routines in great detail altera very practical
    2023-04-15 09:15:03下载
    积分:1
  • DE2_115_TV
    DE2-115开发板TV摄像头成像程序,源码亲测可用,可加入边缘算法成像,实时显示轮廓,速度流畅(The DE2-115 development board TV camera imaging procedures, the pro-test in the source can be added to the edge algorithms imaging, real-time display contours, fast-paced)
    2020-07-09 19:18:55下载
    积分:1
  • FPGA-design-of-wavelet-filter
    基于Verilog的小波滤波器程序设计的总结文档。(Verilog based wavelet filter program design summary document.)
    2016-03-09 11:19:24下载
    积分:1
  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • 完成十余卷积过程,简单方便,能够这样那样这样,sorry
    完成十余卷积过程,简单方便,能够这样那样这样,sorry-Convolution process more than a decade to complete, simple and convenient, this can be done this way, sorry
    2022-10-31 06:20:03下载
    积分:1
  • BPSK
    先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • BLDC_Simplorer_Maxwell_Cosimulation
    这个是永磁无刷直流电机的本体结构和控制电路的联合仿真,既可以设计电机的结构,又可以搭电机的控制系统。(This is the body structure of the permanent magnet brushless DC motor and control circuit co-simulation, both the structure of the motor can be designed, they can take control of the motor system.)
    2021-03-26 11:39:13下载
    积分:1
  • sopcAD7352nios
    基于sopc的7352的ad模块的nios软核多通道编写,verilog 写的(The sopc 7352 AD module nios soft core multichannel write. Rar )
    2012-11-03 21:37:42下载
    积分:1
  • Controller RAM read and write, using verilog implementation of easy
    RAM读写控制器,用verilog实现的简单易懂的RAMROMsram控制核-Controller RAM read and write, using verilog implementation of easy-to-understand control of nuclear RAMROMsram
    2022-02-09 14:58:27下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载